What Is Claimed Is:

An apparatus comprising: 1.

a variable delay isolation buffer having a signal input, a variable delay control input, and

an output; and

a delay control circuit having an output providing the variable delay control input of the

variable delay isolation buffer, the delay control circuit setting a delay control voltage potential

at its output to control delay through the variable delay isolation buffer to substantially match

delay through a time delay reference.

The apparatus of claim 1, wherein the delay control circuit comprises: 2.

a reference delay line;

a reference buffer having a signal input, a variable delay control input, and an output; and

a phase comparator having a first input connected to reference delay line, a second input

connected to the output of the reference buffer, and having an output connected to the variable

delay control inputs of the reference buffer and the variable delay isolation buffer.

3. The apparatus of claim 2, wherein the variable delay isolation buffer and the reference

buffer are fabricated on a single wafer.

The apparatus of claim 1, further comprising: 4.

driver buffers each having a signal input connected to the output of the variable delay

isolation buffer, and a power supply input connected to receive a system voltage.

Attorney Docket No.: FACT-01000US0 TAW

taw/fact/1000/1000us0.001

P185-US

The apparatus of claim 4, wherein each of the driver buffers and the variable delay 5.

isolation buffer comprises a CMOS inverter.

The apparatus of claim 1, wherein the variable delay isolation buffer comprises a 6

differential amplifier with a variable current sink providing the variable delay control input.

7. The apparatus of claim 2 further comprising:

an oscillator connected by the reference delay line to the first input of the phase

comparator and by the reference buffer to the second input of the phase comparator; and

a loop filter connecting the output of the phase comparator to the variable delay control

inputs of the reference buffer and the variable delay isolation buffer.

8. The apparatus of claim 7,

wherein the variable delay control inputs of the reference buffer and isolation buffer each

comprise a high level voltage input line and a low level voltage input line,

wherein a system voltage comprises a system high voltage and a system low voltage

power supply, and

wherein the loop filter connects the phase comparator output to the high and low level

voltage input lines of the reference buffer and the variable delay isolation buffer, the loop filter

comprising a means for integrating and centerlining the phase comparator output to provide an

integrated signal on the high level voltage line relative to the high voltage power supply and an

integrated signal on the low level voltage line relative to the low voltage power supply, so that

Express Mail No: EV 327622639 US Attorney Docket No.: FACT-01000US0 TAW -18-P185-US

taw/fact/1000/1000us0.001

the integrated signals on the high and low level voltage lines are centered between the high and

low level voltage power supplies.

9. The apparatus of claim 8, wherein the means for integrating and centerlining comprises:

first resistor having a first terminal connected to the output of the phase comparator, and

a second terminal;

a second resistor having a first terminal connected to a system high voltage power supply

line to receive the system high voltage power supply, and having a second terminal;

a first capacitor;

a first amplifier having a noninverting (+) input connected to the second terminal of the

first and second resistors, an inverting (-) input, and having an output connected to the high

voltage input lines of the reference buffer and the variable delay isolation buffer, wherein the

output of the first amplifier is fed back to its inverting (-) input through the first capacitor;

a third resistor having a first terminal connected to the output of the phase comparator,

and a second terminal;

a fourth resistor having a first terminal connected to a system low voltage power supply

line to receive a system low voltage potential, and having a second terminal;

a second capacitor; and

a second amplifier having an inverting (-) input connected to the second terminal of the

third resistor, a non-inverting (+) input connected to the second terminal of the fourth resistor,

and having an output connected to the low voltage input lines of the reference buffer and the

variable delay isolation buffer, wherein the output of the second amplifier is fed back to its

inverting (-) input through the second capacitor.

Attorney Docket No.: FACT-01000US0 TAW

Express Mail No: EV 327622639 US P185-US

taw/fact/1000/1000us0.001

The apparatus of claim 2, wherein the variable delay isolation buffer comprises: 10.

a first inverter having a variable delay control input receiving the control voltage

potential as varied from a system voltage; and

a second inverter connected in series with the first inverter, the second inverter

having a power supply input connected to the receive the system voltage, and

wherein the reference buffer comprises:

a first inverter having a variable delay control input receiving the control voltage

potential as varied from a system voltage; and

a second inverter connected in series with the first inverter, the second inverter

having a power supply input connected to the receive the system voltage.

11. The apparatus of claim 4,

wherein the signal input of the variable delay isolation buffer forms a first terminal of a

channel on a probe card with the second terminal of the channel configured for connection to a

tester for transmitting and receiving test signals for testing devices on a wafer, and

wherein the output of each of the driver buffers is configured to connect to a respective

probe for contacting devices on the wafer.

An apparatus of claim 1, wherein the variable delay isolation buffer comprises a first 12.

variable delay isolation buffer, the apparatus further comprising:

Attorney Docket No.: FACT-01000US0 TAW

taw/fact/1000/1000us0.001

-20-

P185-US

additional variable delay isolation buffers each having a signal input connected in

common with the first variable delay isolation buffer, a variable delay control input connected to

the output of the delay control circuit, and having an output.

The apparatus of claim 12 further comprising: 13.

driver buffers each having a signal input connected to the output of one of the first and

additional variable delay isolation buffers and having a power supply input connected to receive

a system voltage.

A test system comprising: 14.

a tester for transmitting and receiving test signals for testing devices on a wafer;

isolation buffers having inputs connected in common to a tester, each one of the isolation

buffers further having an output; and

probes each configured to contact one of the devices on the wafer, and each of the probes

further having a terminal connected to the output of one of the isolation buffers.

The test system of claim 14, wherein each of the isolation buffers further has a variable 15.

delay control input for receiving a variable voltage potential set to control a time delay of a

signal between the input and output of the respective isolation buffer, the test system further

comprising:

a delay control circuit having an output connected to the variable delay control input of

the isolation buffers, the delay control circuit setting a magnitude of a control voltage potential at

its output based on a time delay reference.

Attorney Docket No.: FACT-01000US0 TAW

-21taw/fact/1000/1000us0.001

P185-US

Express Mail No: EV 327622639 US

16. The test system of claim 15, further comprising:

driver buffers each connecting the output of one of the isolation buffers to one of the

probes, and each having a power supply input connected to receive the system voltage.

17. The apparatus of claim 15, wherein the delay control circuit comprises:

an oscillator;

a reference delay line providing the time delay reference, the reference delay line having

an input connected to the oscillator, and having an output;

a reference buffer having a signal input connected to the oscillator, a variable delay

control input, and having an output; and

a phase comparator having a first input connected to the output of the reference delay line

and a second input connected to the output of the reference buffer, and having an output

connected to the variable delay control inputs of the reference buffer and the isolation buffers.

18. The test system of claim 14, wherein each of the isolation buffers has a power supply

input connected to receive the system power supply voltage, the test system further comprising:

a variable delay control buffer connecting the inputs of the isolation buffers to the tester,

the variable delay control buffer further having a variable delay control input; and

a delay control circuit having an output connected to the variable delay control input of

the variable delay control buffer, the delay control circuit setting a delay control voltage potential

at its output based on a time delay reference.

Express Mail No: EV 327622639 US

Attorney Docket No.: FACT-01000US0 TAW

taw/fact/1000/1000us0.001

-22-

P185-US

19. A method of testing integrated circuits on a wafer comprising:

supplying test data signals from a tester to be distributed from a tester channel to one of a

plurality of probes configured to connect to test pads on an integrated circuit (IC); and

distributing the channel through isolation buffers to multiple branches, each branch being

connected to one of the plurality of probes.

20. The method of claim 19, further comprising:

controlling delay through the isolation buffers so that each isolation buffer provides

substantially the same delay.

21. The method of claim 20, wherein the step of controlling delay through the isolation

buffers controls delay by varying a power supply voltage applied to the isolation buffers.

22. The method of claim 20, wherein the step of controlling delay through the isolation

buffers controls delay by varying current through the isolation buffers.

23. The method of claim 19, further comprising:

providing a variable delay buffer in the channel prior to the multiple branches; and

controlling delay of the variable delay buffer to provide substantially the same delay

through the each of the multiple branches.